We have compiled a list of manufacturers, distributors, product information, reference prices, and rankings for IP Cores.
ipros is IPROS GMS ・ IPROS One of the largest technical database sites in Japan that collects information on.

IP Cores(smart) - List of Manufacturers, Suppliers, Companies and Products | IPROS GMS

IP Cores Product List

1～2 item / All 2 items

Displayed results
IP Core 'IP_SMPTE2022_Video'

IP Core 'IP_SMPTE2022_Video'

An IP core that addresses network packet loss and ordering!

The "IP_SMPTE2022_Video" is an IP core compliant with SMPTE2022-5/6/7. It can handle multiple port inputs or outputs of 20-bit parallel data for 3G/HD. Additionally, changes on the line side are possible. It can support 10GbE/25GbE/40GbE (10GbE×4)/100GbE (25GbE×4), among others. 【Features】 ■ Error correction function using FEC compliant with SMPTE2022-5-2007 ■ MAC/IP/UDP/RTP filtering ■ Support for both IPv4 and IPv6 ■ Capability to include ARP ■ Hitless support compliant with SMPTE2022-7 (Hitless compatible) *For more details, please download the PDF or feel free to contact us.

  • Software (middle, driver, security, etc.)
  • Other embedded systems (software and hardware)
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
IP core "D32PRO"

IP core "D32PRO"

To meet the power consumption and size requirements of embedded devices, we are developing alternatives based on ARM Cortex M0/M0+/M1/M3 as much as possible!

The "D32PRO" is an IP core for a 32-bit microcontroller based on the Harvard architecture. It supports dual and multi-core systems, making it suitable for embedded systems that require higher computational performance and system complexity by improving code density. It comes with various peripheral interfaces such as USB, SPI, LCD, HDLC, UART, Ethernet MAC, CAN, LIN, and RTC, allowing for easy system construction. 【Specifications (partial)】 ■ 32-bit Harvard architecture ■ Maximum performance of 1.52/2.67 DMIPS/MHz and 2.59 CoreMarks/MHz ■ Minimum ASIC gate area of 10.6k/6.8k ■ 15 32-bit general-purpose registers ■ ASIC silicon-proven architecture *For more details, please download the PDF (English version) or feel free to contact us.

  • 17-2.png
  • Other electronic parts
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration

Related Categories of IP Cores

COPYRIGHT © 2001-2026 IPROS CORPORATION ALL RIGHTS RESERVED.